Introduction
A non-destructive readout (NDRO) ferroelectric random access memory (FeRAM), in which the read operation is performed by flipping the polarization with a low voltage less than the coercive voltage without polarization reversal, is expected to exhibit an unlimited number of read cycles ( > 10 16 ) and a long data retention life ( > 10 years) [1, 2] . However, the amplitude of the readout signal from a selected cell to be sensed is substantially smaller than that available in conventional destructive readout FeRAMs. Therefore any of electrical degradations in the cell limiting the amplitude of the sense signal would result in an ambiguous logic level. In particular, a gradual deformation of the ferroelectric hysteresis curve with the development of a preferred orientation of polarization, termed imprint, diminishes the amplitude of the differential sense signal [3] .
In this paper, we report an asymmetrical programming scheme using asymmetrical remanent polarizations to minimize the imprint effect in an experimentally fabricated 64-kbit NDRO FeRAM.
Asymmetrical Programming for NDRO Operation
Ferroelectric capacitors in the 64-kbit NDRO FeRAM are linked in a row to minimize the circuit overhead per cell, as shown in Fig. 1 . Two-transistor and two-capacitor (2T2C) cells are configured with complementary pairs of the linked cells. The device parameters are summarized in Table 1 . In each 2T2C cell, a pair of a positively saturated value of remanent polarization for a "1" and an intermediate (zero) value of remanent polarization for a "0" is programmed complementary, as shown in Fig. 2 . Since the polarization for "0"s has no orientation in polarity, the imprint effect on the polarization for "0"s is no longer expected. Pulse trains for the read operation of a selected cell are illustrated in Fig. 3 . To read the data content of the selected cell, a read voltage V RD , whose lowest level (V RD min ) is determined by the supply voltage V DD and the upper level of V RD is limited to 3.5V by an internal drive circuit, is pulsed to a word line (WL n ) of the linked cells. Within this read voltage range, the voltage V FE across the selected ferroelectric capacitors is less than the coercive voltage V c . This mitigates the voltage stress on the ferroelectric capacitors. Following the removal of V RD , the polarization for "1" goes back to its original position. The polarization for "0", on the other hand, is drawn back to the negative voltage region and subsequently restored to its original position by connecting the floating gate (V G ) to the ground potential. Thus the NDRO FeRAM does not need any additional rewrite operations after reading.
Time Variation in Operation Margin
Using the value of V RD min required for reading data without error as a measure of the minimum amplitude of the differential sense signal detectable with the sense circuit among the 64-kbit cells, we examined the time variation in V RD min of the NDRO FeRAM programmed with different schemes. Figure 4 shows three different curves of V RD min , each corresponding to one of the different programming schemes. When the NDRO FeRAM is programmed using bi-directionally symmetrical polarizations as a conventional manner and subsequently exposed to a temperature of 85 o C, V RD min increases gradually with time. The increase in V RD min after a 1000-h storage is greater than 1.0 V. Then, V DD is no longer allowed to be less than 2.7V. When the asymmetrical programming scheme described above is used, the increase in V RD min is mitigated. The stabilization of V RD min with the asymmetrical programming is due to the elimination of the imprint effect on polarizations for "0"s. However, a gradual increase in V RD min still remains even if the asymmetrical programming is applied.
Intentional Modification of Hysteresis Curve
From the speculation that there is no orientation in the remanent polarization for "0"s when the asymmetrical programming is applied to the NDRO FeRAM, the gradual increase in V RD min is attributed to the imprint effect taking place in the polarization for "1"s. To suppress this effect, the polarization hysteresis curves were intentionally modified to prefer "1"s by baking all pairs of capacitors, each preserving a positively saturated value of remanent polarization as a "1", for an adequate period of time at a sufficiently high temperature. Once the preference of each capacitor to "1" is established, the deformation of the ferroelectric hysteresis curve will not be observed any more. In fact, the NDRO FeRAM undergone the intentional modification of the hysteresis curves exhibited no change in V RD min for 1000 h at 85 o C, as demonstrated by the lower curve in Fig. 4 . This ensures that V DD can be lowered to less than 2V even if the long-term reliability is considered.
Conclusion
The imprint issue in a 64-kbit NDRO FeRAM has been solved completely, when the cells are programmed using an asymmetrical programming scheme and the polarization hysteresis curves are intentionally modified to prefer "1"s prior to high temperature storage tests. As a result, a wide operation range of the supply voltage from 1.8V to 5.5V is available for the NDRO FeRAM by procuring a long-term stability in the amplitude of the differential sense signals.
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load-lines of the gate capacitance C G of an FET for a graphical explanation of non-destructive readout. The ferroelectric capacitor of a selected cell is charged, on the one hand, to a relatively high positive voltage (+V SET ) to saturate the polarization, representing a "1"; on the other, to a relatively low negative voltage (-V RST ) to vanish the polarization, representing a "0". Consequently, the remanent polarizations are asymmetrical each other with respect to the origin. The floating gate potential V G is determined by the ratio of the capacitance of the ferroelectric capacitor C F to C G . 
